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Junctionless Silicon Nanowire Transistors
Hamilton Carrillo-Nun˜ez, Muhamad M. Mirza, Douglas J. Paul Senior Member, IEEE, Donald A. MacLaren,
Asen Asenov Fellow, IEEE, Vihar P. Georgiev Member, IEEE
Abstract—This work presents experimental and simulation
analysis of an Ω-shaped silicon nanowire junctionless nanowire
field effect transistor (JL-NWT) with gate lengths of 150 nm
and diameter of the Si channel of 8 nm. Our experimental
measurements reveal that the ON-currents up to 1.15 mA/µm
for 1.0 V and 2.52 mA/µm for the 1.8 V gate overdrive with an
off-current set at 100 nA/µm. Also, the experiment data reveals
more than 8 orders of magnitude ON- to OFF-current ratios
and an exellent subthreshold slope of 66 mV/dec recorded at
room temperature. The obtained experimental current-voltage
characteristics are used as a reference point to calibrate the
simulations models used in this work. Our simulation data shows
good agreement with the experimental results. All simulations
are based on drift-diffusion formalism with activated density-
gradient quantum corrections. Once the simulations methodology
is established, the simulations are calibrated to the experimental
data. After this we have performed statistical numerical experi-
ments of a set of 500 different JL NWTs. Each device has a unique
random distribution of the discrete dopants within the silicon
body. From those statistical simulations, we extracted important
figures of merit (FoM), such as OFF- and ON-currents, sub-
threshold slope and voltage threshold. The performed statistical
analysis, on samples of those 500 JL-NWTs, shows that the
mean ID − VGS characteristic is in excellent agreement with the
experimental measurements. Moreover, the mean ID−VGS char-
acteristic reproduces better the sub-threshold slope data obtained
from the experiment in comparison to the continuous model
simulation. Finally, performance predictions for the JL transistor
with shorter gate lengths and thinner oxide regions are carried
out. Among the simulated JL transistors, the configuration with
25 nm gate length and 2 nm oxide thickness shows the most
promising characteristics offering scalable designs.
Index Terms—Drift-Diffusion, Random Dopants, Variability,
Nanowire Junction Less FETs, Silicon nanowire, Electronic
transport, Scattering mechanisms, simulations
I. INTRODUCTION
S
ILICON nanowires have a wide spectrum of promising
applications such current field-effect transistors (FETs)
[1], ion-selective nanosensors [2], imaging sensor [3], photo-
voltaics [4], energy conversion and storage [5], and qubits [6].
However, fabricating a nanowire with characteristics required
for a specific application can pose some major challenges. For
example, as the transistor dimensions are reduced, the ON-
current and OFF-current ratio (ION/IOFF) decreases. Keeping
This work was supported by the U.K. EPSRC (Projecst No. EP/P009972/1
and EP/N003225/1).
Hamilton Carrillo-Nun˜ez, Vihar P. Georgiev, Muhammad Mirza, Asen
Asenov, and Douglas J. Paul are with the University of Glasgow, School of
Engineering, Rankine Building, Oakfield Avenue, Glasgow, G12 8LT, U.K..
Donald A. MacLaren is with the University of Glasgow, SUPA School of
Physics and Astronomy, Kelvin Building, University Avenue, Glasgow, G12
8UU, U.K. (Email: Vihar.Georgiev@glasgow.ac.uk)
this ratio high is critical if we want to achieve high speed
operations of the transistors. Also, keeping the IOFF current
very low is essential for low power application systems such as
tablets and mobile phones. Hence, the aim for the technology
nowadays is to provide as low as possible IOFF without
comprising the high value of ION. The low IOFF is one
of the major challenges of the planar metal-oxide silicon
FETs (MOSFETs). Source-to-drain quantum tunnelling [7]–
[9] or variability [10]–[12] are much more pronounced and
deteriorate the ION/IOFF ratio in current ultra-scaled devices.
To overcome this problem, a variety of new architectures, in-
cluding ultra-thin silicon-on-insulator (SOI) [13]–[15], double
gate [13], [16], FinFETs [17], [18], tri-gate [19], Ω-gate [20],
junctionless [21], and gate all-around (GAA) nanowire FETs
[22], have therefore been developed to improve the electro-
static control of the conducting channel. In those architectures
the surface surrounded by the gate is increased in relation to
the channel volume, improving the electrostatic control.
In conventional planar MOSFETs the drain current (ID) can
be improved accordingly to the semiconductor mobility and
gate length (µ/LCH) ratio. Specifically ID ∝
µ
LCH
(VGS −
VTH)
2, where VGS and VTH are the gate and threshold
voltages, respectively. When reducing LCH, ID is expected to
increase. However, ID is limited by the negative impact on the
mobility of the large doping concentrations needed to preserve
the electrostatic integrity in the channel. Additionally, in ultra-
thin body MOSFETs, surface roughness (SR) scattering is
increased due to the strong electric field necessary to form
an electron channel close to the Si-oxide interface [21], thus
deteriorating ID.
Efforts from the device community have been therefore
devoted on researching new high-mobility materials [23], [24]
or novel devices architectures [25]–[27]. Flat band devices
such as junctioless nanowire transistors (JL-NWT) have gained
substantial attention in recent years [25]–[27]. Contrary to the
“standard” p- or n-type MOSFET devices which operate in
an inversion mode, the JL-NWTs work in a partial depletion
mode. As a result, the current is flowing mainly through the
body of the transistor creating a 3D conducting channel far
away from the Si-oxide interface. This can explain why the SR
scattering is not the limiting mechanism for these nanowires
FETs [28].
Being a normally-ON device, the JL trabsistor acts as a
gated resistor that pinches-off the carrier density by applying
a gate voltage or by selecting a gate metal with an appropriate
work-function. It become a depleted, normally-off, device.
When switched on, the JL transistor is at flat-band conditions.
2Due to the resistive behaviour of the channel ID = ION , with
ION = qµNDA⊥VD/LCH. Where q is the electronic charge,
ND is the doping concentration, A⊥ is the channel conducting
cross section area, and VDS is the source-drain applied voltage.
From the last expression one may think that by increasing the
doping concentration ND, ION would be increased. However,
ND cannot be arbitrarily large because the semiconductor
will become a nearly-metallic system, making the channel
depletion for a particular cross section very difficult. Larger
doping concentrations would also be reflected on a higher
number of random distributed dopants, leading to strong
variability of ID-VGS characteristics. Taking into account the
position and the number of the random dopant in the Si body
is important to investigate the optimal performance of specific
JL-NWTs. Indeed, this paper focuses on random distributed
dopants and their impact on the current-voltage characteristics
of the fabricated Ω-gate Si nanowire FETs reported in [28].
For that purpose, this work is organized as follows. In
Section II, the fabrication procedure of JL Ω-gate transistors
is summarized. The simulation methodology is explained in
Section III. Statistical analysis performed on samples over 500
JL transistors, including devices with shorter gate lengths and
thinner oxide regions, is presented in Section IV. Finally, the
conclusions are presented in Section V.
II. FABRICATION
The fabrication process of the JL-NWT considered here is
explained in details in our previous works Ref. [28]–[31]. For
completeness of this paper, however, below we summarise the
most relevant steps during the fabrication proceedure.
Transistors have been fabricated from 55 nm SOI wafers
from SOITEC with a 145 nm buried oxide. The Si channel
was implanted with phosphorus at 15 keV to allow majority
of dopants to sit at the bottom part of the channel with a
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Fig. 1. (a) Sketch of the junction less FET, with cuts along and perpendicular
to the transport direction, considered in this work. The gated channel region
is designed following the Ω-shaped of (b) the fabricated silicon nanowire
junction less FET. The doping has been experimentally estimated to be 1019
cm−3. The silicon nanowire diameter is 8 nm and the oxide thickness is 16
nm within the Ω-gated region with 150 nm long.
dose of 4× 1015 cm−2 before being annealled at 950 oC for
90 seconds to provide an implanted doping density of 8 ×
1019 cm−3. Temperature dependent Hall bar measurements on
large samples [28] were used to determine that the activated
dopant density was 4×1019 cm−3. This is well above the Mott
criteria for Si:P, implying that the bulk material is strongly
metallic in electronic behaviour [32] which is confirmed by
the temperature dependence of the electronic properties [28].
The top Si was then etched to reduce the thickness for the
smallest dimension nanowires before a Vistec VB6 electron
beam lithography tool was used to pattern the nanowire using
hydrogen silsesquioxane (HSQ) resist. Initially HSQ resist was
used as an mask to etch 55 nm nanowires with 24, 16 and 8
nm widths, after which via holes were opened in PMMA resist
to selectively thin down the Si channel. A low damage SF6
/ C4F8 inductivity coupled plasma etch [33] was undertaken
before the resist was stripped and a thermal oxide grown at
950 oC. Optical lithography was then used to define electrical
contacts using 20 nm of Ni and 50 nm of Pt after the oxide
had been stripped with HF. An anneal in forming gas at 380
oC for 15 minutes was used to alloy the contacts forming
NiSi Ohmic contacts with a specific contact resistance of 0.8
Ω-mm. Finally electron beam lithography was used with 400
nm of PMMA resist to lift-off the Al gate.
The oxidation step resulted in the nanowires being sus-
pended above the buried oxide of the substrate preventing a
short gate-length being realised later in the fabrication process
as reliable lift-off requires resist significantly thicker than any
step height. A wide Al gate was therefore deposited by lift-
off of total length of 2 µm but since the nanowire length
was 150 nm, the effective gate-length, Lg is 150 nm. The
gate oxide of 16 nm equivalent oxide thickness (EOT) for
the devices has an integrated deep interface trap density, Dit
below 1010 cm−2eV−1 as extracted from measurements on test
capacitors fabricated on the same chips. An electron energy
loss spectroscopy (EELS) transmission electron microscope
(TEM) image of the smallest nanowire with a diameter of
8 ± 0.5 nm is presented in Fig. 1(b). A 3D sketch of the
fabricated and simulated JL-NWT is also shown in Fig. 1(a).
Direct current current-voltage characteristics were measured
using an Agilent B1500 semiconductor parameter analyser at
room temperature (293 K) with a Cascade Microtech probe
station. For the alternating current (ac) lock-in measurements
a constant voltage setup was used consisting of a 77 Hz 0.1
V amplitude ac sinusoidal signal from an Agilent 33521A
function generator with a voltage divider (10 MΩ and 1 kΩ
resistors) and the current measured using a 1 kΩ resistor with
a Stanford Research SR830 lock-in amplifier.
III. SIMULATION METHODOLOGY
The JL transistors were simulated using the commercial
TCAD simulator - GARAND which is now part of Synopsys
TCAD Sentaurus Simulator. The solution of the transport
problem is based on the drift-diffusion (DD) formalism. In
this particular case the DD approximation includes density-
gradient quantum confinement corrections (DG) [34]. The
DG quantum correction are necessary to properly take into
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Fig. 2. Comparison of experimental and simulated (red line) ID − VGS
characteristics of the JL transistor shown in Fig. 1. The gray lines are
experimental ID − VGS characteristics from six different devices. The blue
dots curve is their corresponding mean value. The gate length and oxide
thickness are LCH = 150 nm and 16 nm, respectively. For calibration
purpose the Si region is uniformly doped with ND = 10
19 cm−3. ID−VGS
characteristics are shown for (a) high VDS=1.0 V and (b) low VDS=5 mV.
The calibration procedure is explained in section III.
account quantum confinements effects within the DD ap-
proximation. The Coulomb potentials associated to individual
discrete charges are also accurately captured by the DG, being
important for the study in this work. Finally, within this ap-
proximation one must solve self-consistently the Poisson and
DG equations [35]. Fig. 1(a) represent the device considered
in this work. The silicon diameter is 8 nm, the SiO2 body
thickness is 16 nm, and the gate length is LCH = 150
nm which have been experimentally estimated and shown
in Fig. 1(b). The cross section dimensions of the device
are measured by a transmission electron microscope (TEM),
which clearly distinguishes the Si nanowire core (red colour)
from its SiO2 (purple) surroundings. For the purpose of this
study, the channel cross-section is fixed to 8 nm, where the
gate length and SiO2 are varied for performance predictions
purpose. Source, channel, and drain regions are doped accord-
ingly to the experimental value, being ND = 10
19 cm−3.
The contacts, source and drain, are assumed to be semi-
infinite. von Neumann boundary conditions are imposed to
allow the potential adjusts the electron injection to preserve
charge neutrality in both of them. The device transport is then
simulated at room temperature.
Fig. 2 compares the simulated current-voltage (ID − VGS)
characteristics with its corresponding experimental measure-
ments for six different devices all with LCH = 150 nm
and oxide thickness of 16 nm. In this case, the transistor
was assumed to be uniformly doped which corresponds to
continuous doping concentrations in the silicon. An agree-
ment is achieved between the experimental values and the
simulations results. The simulated ID − VGS curve is within
the experimental varibility at low and high gate voltage bias.
The discrepancies in the sub-threshold regime arises from the
smooth and uniform nature of the doping profile where no
imperfections, such as random dopants or oxide traps, have
been considered. Also, in our simulations, an ideal Ω-gate
covers the Si channel. This is not the case for the fabricated
devices, leading to poorer electrostatic integrity.
This agreement is obtained by choosing a combination
of the low field (LFM), perpendicular-field (PFDM), and
lateral field (LFDM) dependent mobility models. Massetti’s
doping-dependent model [36] is used for the LFM. Yamaguchi
[37] and Caughey-Thomas [38] models are then employed to
compute the PFDM and LFDM. Calibration of the critical
electric field (Fc) and saturation velocity (vsat), respectively,
for the last two models was carried out for the JL transistor
at high VDS=1.0 V. It was found that Fc = 5 × 10
7 cm/V
whereas vsat was set to 5× 10
8 cm/s. The same values were
used to simulate the JL transistor at low VDS=5 mV, resulting
in good agreement with the experimental measurement. It is
worth mentioning that the values of these parameters are not
universal. They might depend, for example, on the device
dimensions as well as the doping concentration. They were
kept fixed, however, for the simulations of JL transistors with
random distributed dopants, presented in the following section.
IV. RESULTS
Fig. 3 shows the impact of the random dopant distribution
(RDD) on current-voltage (ID − VGS) characteristics at high
drain bias. For the purpose of this analysis, 500 JL-NWTs
with different RDD were simulated. In all devices, the channel
length was kept constant at LCH = 150 nm and the oxide
thickness is also fixed at 16 nm. The only difference for each
device was the position and the number of the RDD in the
source, the drain and the channel. Based on the data presented
in the Fig. 3, the following conclusions can be derived.
Firstly, the ratio between the lowest and highest OFF-current
(IOFF) is 10
9 or 9 orders of magnitude. This variation in the
Fig. 3. ID − VGS characteristics of over 500 JL transistors with random
distributed dopants (gray curves). The experimental mean (circle dots), the
statistical mean (green line) and median (red dashed line) are also plotted.
The last two are identical in the high gate bias region, e. g. VGS > 0 V, and
in good agreement with the experimental data. Within the subthreshold regime,
the statistical mean current remains closer to the experimental measurements.
The gate length is 150 nm whereas the oxide thickness is set to 16 nm in all
devices. The doping concentration is as high as ND = 10
19 cm−3.
4values of the IOFF current can be explained by establishing a
correlation between the number and the position of the RDD
in the Si region of their corresponding JL-NWTs. However, in
case of the device with highest OFF-current, the dopants are
equally spread all along the length of the Si body, as shown
in Fig. 4(a). However, in the devices with the lowest IOFF
current the dopants are more localised, forming clusters. In
Fig. 4(b), one can observe dopants conglomerate in three well
defined groups in the source, in the beginning of the channel,
and in the drain regions, leaving two isolated dopants at the
channel/drain interface. In this case the electrons coming from
the source need to overcome a higher potential barrier in this
part of the transistor in comparison to the previous devices
shows in Fig. 4(a), which is leading to a lower OFF-state
current.
The corresponding current density contours shown in Fig. 4
reveal the percolation path which the electrons are take moving
from the source to the drain. Please note that the current flows
is localised in the middle of the device which is exactly what
is expected as the Fermi wavelength is 18.7 nm [31]. Also,
even though that the two currents flow look very similar, the
difference in the current density between the both devices is
almost 10 orders of magnitude. Another, difference between
the two JL-NWTs is the total number of the RDD. The
transistor with the highest OFF-current has 114 RDD in
comparison to 73 RDD in the lowest OFF-current device. The
actual number of dopants in each of the 500 JL transistors
is chosen randomly from a Poisson distribution, with the
mean equal to the experimental doping concentration. The
dopants are then placed randomly using a probability rejection
technique implemented in the transport tool employed for this
study. The reader can find more details about the approach
in Refs. [35], [39]. Moreover, in the highest IOFF nanowire,
the dopants are distributed in such a way that they provide an
almost continuous percolation path for the electrons from the
source to the drain. This leads to enhancement of the IOFF.
Fig. 3 also compares the simulated median and mean,
and the experimental mean ID − VGS characteristics. Both
simulated median and mean currents are technically identical
in the high bias region of the VGS range and in agreement with
the experimental mean value of the current. When reaching the
subthreshold region, the mean ID−VGS characteristic deviates
from its median counterpart. The mean current, however,
remains in good agreement with the experimental data over
the entire VGS range shown in Fig. 3. Moreover, compared
to the ID − VGS curve for uniformly doped transistor (Fig.
2), the simulated mean ID − VGS characteristic reproduces
better the experimental mean current within the subthreshold
region. Hence, for this specific JL-NWTs, the “smooth” de-
vice, which is based on continuous doping, is further away
from the experimental mean current in comparison to the
mean device. For this reason, all comments and discussions
of the results in this section are based only on the mean
value of the ID−VGS characteristics. Moreover, the excellent
match between the mean value device and the experimental
data proves that statistical simulations are indeed necessary to
accurately reproduce the experimental results in such ultras-
called devices.
Performing statistical simulations could help us to extract
valuable information about the process and devices variability.
For example, Fig. 5 shows Probability Distribution Functions
(PDFs) of some of the most important Figures of Merit (FoM)
for those 500 JL-NWTs in Fig. 3. The PDF describes the
probability of a particular event or value occurring. Hence,
from the PDF distribution of the subthreshold swing (SS), we
could conclude that most of the devices would have SS around
their theoretical limit at room temperature, i. e. 60 mV/dec.
The PDF corresponding to the ON-current (ION) shows the
devices will deliver ION close to the experimental value of
2.8×10−5 A when the JL transistor is at VDS =1 V. The off-
diagonal subfigures in Fig. 5 show the different correlations
between FoM. For example, subthreshold voltage (VTH) and
OFF-current (IOFF) are strongly negatively correlated. Such
correlation corresponds to decrease of the IOFF value when the
VTH increases and vice versa. Notice that the IOFF axes are
in log scale to highlight its difference between each device.
Partial correlation between the ION and the other FoM can
also be observed, except for the SS. Indeed, the correlation
between SS and the rest of the FoM was found to be very
low, as demonstrated in the last column of Fig. 5.
Next we will study how the JL transistors would perform
when reducing both the gate length and the oxide thickness.
Over 500 JL transistors with random distributed dopants were
simulated for each gate length and oxide thickness. Due to the
better agreement with experimental measurements presented
for the JL transistor with LCH = 150 nm in Fig. 3, only
mean ID − VGS characteristics for the simulated device will
be reported from now on.
Firstly, the oxide thickness is fixed to 16 nm, while the gate
length is shortened from LCH = 150 nm to LCH = 25 nm. The
total length of the devices is kept fixed at 200 nm. For example,
in the case of the LCH = 25 nm device, the gate is exactly in
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Fig. 4. Simulated 3D dopant position and current density contours corre-
sponding to JL transistors with (a) highest and (b) low OFF-currents. Current
density units are A/µm2 . In case of the device with highest OFF-current, the
dopants are more spread all along the Si channel, whereas for its counterpart
in (b), dopants conglomerate in three well defined groups in the source,
beginning of the channel, and drain regions, leaving two isolated dopants
at the channel/drain interface. Such configuration generates less channels for
electrons to go through the drain as observed in the current density contours,
leading to lower OFF-state currents.
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Fig. 5. Probability Distribution Functions and correlation between some of the most important Figures of Merit obtained from the simulation of those 500
JL transistors shown in Fig. 3.
the middle of the channel covering only 25 nm of the 200 nm
long nanowire body. The same approach is used for all other
gate lengths where the gate is kept centred in the middle of
the device. The corresponding mean ID − VGS characteristics
for four different gate length are plotted in Fig. 6. From the
data is clear that the JL transistor performance is deteriorated
when the gate length is reduced. The main reason is that
by reducing the gate length, the electrostatic control is lost,
leading to less steep ID−VGS characteristics with lower ON-
current. In the worst case scenario, shown here, the ON-current
is reduced by 30%, while the subthreshold swing increases up
to approximately 200 mV/dec for transistors with LCH = 25
nm. Secondly, the crossings of the ID−VGS curves at around
VGS = 1.0 V occur due to the fact that when the gate length is
decreased the wire behaves as a resistor. This can be compared
to adding two resistors on both sides of the gate where the
resistance increases with shortening the gate length.
Fig. 7 reports the mean ID − VGS characteristics of JL
transistors with LCH = 25 nm and oxide thickness varying
from 16 nm to 2 nm. A performance comparable with the
fabricated JL transistor is predicted for the device with the
thinnest oxide, showing the steepest slope with SS close
to 60 mV/dec and Ion/Ioff ratio is greater than 10
8. No
improvement of the ON-current is observed. Hence, decreasing
of the oxide thickness could indeed improve significantly the
device behaviour and allow the technology to be scaled down
at least LCH = 25 gate-lengths. Finally, similar qualitatively
results for correlations between the FoMs for JL-NWT with
different gate length and oxide thickness were obtained.
V. CONCLUSIONS
In this paper we report an investigation of junctionless
nanowire transistors (JL-NWT) from the experimental and
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Fig. 6. Mean ID−VGS characteristics of over 500 JL transistor with different
gate lengths varying from LCH = 150 nm to LCH = 25 nm. The oxide
thickness is fixed to 16 nm.
computational point of view. The experimental data revealed
that JL devices with an 8nm cross section and a 150 nm gate
length demonstrate excellent transistor-like behaviour with a
SS of 66 mV/dec and a 108 ION/IOFF ratio. All simulations
in this study were carried out by using a drift-diffusion solver,
including density-gradient quantum corrections. Agreement
with experimental measurements was found after a careful
calibration of mobility models.
A simulation study was performed to establish important
device parameters and FoMs. This was achieved by simulating
an ensemble of 500 JL-NWTs with different random dopant
distribution (RDD) where ID − VGS characteristics for each
device were obtained. Based on those ID−VGS characteristics,
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Fig. 7. Mean ID−VGS characteristics of over 500 JL transistor with different
oxide thickness varying from 16 nm to 2 nm. The gate length is fixed to
LCH = 25 nm.
a mean and median value was extracted for each ensemble of
devices with a different gate length. Our simulations showed
that the JL-NWTs start to lose their electrostatic integrity
when reducing the gate length below 50 nm, degrading
their performance, and that some important FoMs, such as
the subthreshold swing are also effected. High performance
characteristics, however , could be recovered by significantly
decreasing the oxide thickness. For example, if the oxide is
scaled down to 2 nm the devices with the shortest gate-length
of 25 nm gate length still exhibit an excellent ION/IOFF
ratio. We expect these results to allow optimising nanowire
transistors to improve their performance, which could be used
for low-power applications and portable metrology.
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